Proposant : Cette adresse e-mail est protégée contre les robots spammeurs. Vous devez activer le JavaScript pour la visualiser.


Téléphone : +33 4 92 07 69 08

Durée : 5 mois
Lieu : valrose
Financement : Demande de financement au laboratoire
Domaine : Temps réel - FPGA
Niveau d’études : Master 2

Désignation du projet : FPGA-based Real-Time Control System for Astronomy
Résumé : The scope of this work is to demonstrate the interest of a FPGA-based real-time control system for astronomy. This study initiates a common R&D activity to GIR and MPO teams for future instrumental projects of Lagrange laboratory.
The First objective of the study concerns the high precision control of a piezoelectric-actuated mirror to stabilize the relative optical phase difference between two interfering beams. This work will include the use of the Vivado Design Suite, a FPGA Xilinx development board, and some new
Matlab/Simulink-based tools [1, 2].
The second part of this work will demonstrate the interest of the FPGA architecture subject to some tight real time constraints. The adaptation and validation of an astronomy camera decoder detailled in [3] will be achieved. Effcient implementation of standard algorithms in astronomy imaging (dark & flat-field correction, centroids computation, control algorithm...) will be performed and the performance of the algorithms will be evaluated.
This proposal concerns master’s student candidates. Skills in embedded computing, good knowledge in automatic control and in electronics will be usefull. A First experience in FPGA design flow and matlab/simulink simulations will be appreciated. This master research work can be seen as a base of a future PhD thesis work for the study a complete real time control system for Astronomy.
Adaptive optics system based on fast wavefront analysis or fringe tracker system dedicated to long
base optical interferometry will be both interesting case studies.

References
[1] HDL Coder user’s guide. Technical report, Mathworks, 2014.
[2] Embedded Coder user’s guide. Technical report, Mathworks, 2014.
[3] R. Gao. Analyse de front d’onde en temps reel sur une architecture FPGA reconfigurable. Master’s
thesis, Polytech Nice-Sophia Antipolis, Universitée de Nice Sophia Antipolis, june 2015.